## Ordering Code:

| Order Number | Package Number | Package Description |
| :--- | :---: | :---: |
| FSTD32211G <br> (Note 1)(Note 2) | BGA114A | 114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide |

Note 1: Ordering code "G" indicates Trays.
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter " $X$ " to the ordering code.

## Logic Diagram




## Connection Diagram


（Top Thru View）

## Pin Descriptions

| Pin Name | Description |
| :---: | :---: |
| $\overline{\mathrm{OE}}_{1}, \overline{\mathrm{OE}}_{2}, \overline{\mathrm{OE}}_{3}, \overline{\mathrm{OE}}_{4}$ | Bus Switch Enables |
| $1 \mathrm{~A}, 2 \mathrm{~A}, 3 \mathrm{~A}, 4 \mathrm{~A}$ | Bus A |
| $1 \mathrm{~B}, 2 \mathrm{~B}, 3 \mathrm{~B}, 4 \mathrm{~B}$ | Bus B |

FBGA Pin Assignments
（48－Bit Routing）

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $1 \mathrm{~A}_{2}$ | $1 \mathrm{~A}_{1}$ | NC | $\mathrm{OE}_{2}$ | $1 \mathrm{~B}_{1}$ | $1 \mathrm{~B}_{2}$ |
| B | $1 \mathrm{~A}_{4}$ | $1 \mathrm{~A}_{3}$ | $1 \mathrm{~A}_{7}$ | $\mathrm{OE}_{1}$ | $1 \mathrm{~B}_{3}$ | $1 \mathrm{~B}_{4}$ |
| C | $1 \mathrm{~A}_{6}$ | $1 \mathrm{~A}_{5}$ | GND | $1 \mathrm{~B}_{7}$ | $1 \mathrm{~B}_{5}$ | $1 \mathrm{~B}_{6}$ |
| D | $1 \mathrm{~A}_{10}$ | $1 \mathrm{~A}_{9}$ | $1 \mathrm{~A}_{8}$ | $1 \mathrm{~B}_{8}$ | $1 \mathrm{~B}_{9}$ | $1 \mathrm{~B}_{10}$ |
| E | $1 \mathrm{~A}_{12}$ | $1 \mathrm{~A}_{11}$ | $2 \mathrm{~A}_{1}$ | $2 \mathrm{~B}_{1}$ | $1 \mathrm{~B}_{11}$ | $1 \mathrm{~B}_{12}$ |
| F | $2 \mathrm{~A}_{4}$ | $2 \mathrm{~A}_{3}$ | $2 \mathrm{~A}_{2}$ | $2 \mathrm{~B}_{2}$ | $2 \mathrm{~B}_{3}$ | $2 \mathrm{~B}_{4}$ |
| G | $2 \mathrm{~A}_{6}$ | $2 \mathrm{~A}_{5}$ | $\mathrm{V}_{\mathrm{CC}}$ | GND | $2 \mathrm{~B}_{5}$ | $2 \mathrm{~B}_{6}$ |
| H | $2 \mathrm{~A}_{8}$ | $2 \mathrm{~A}_{7}$ | GND | GND | $2 \mathrm{~B}_{7}$ | $2 \mathrm{~B}_{8}$ |
| J | $2 \mathrm{~A}_{10}$ | $2 \mathrm{~A}_{9}$ | $2 \mathrm{~A}_{11}$ | $2 \mathrm{~B}_{11}$ | $2 \mathrm{~B}_{9}$ | $2 \mathrm{~B}_{10}$ |
| K | $2 \mathrm{~A}_{12}$ | $3 \mathrm{~A}_{12}$ | GND | GND | $3 \mathrm{~B}_{12}$ | $2 \mathrm{~B}_{12}$ |
| L | $3 \mathrm{~A}_{11}$ | $3 \mathrm{~A}_{10}$ | GND | GND | $3 \mathrm{~B}_{10}$ | $3 \mathrm{~B}_{11}$ |
| M | $3 \mathrm{~A}_{9}$ | $3 \mathrm{~A}_{8}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | $3 \mathrm{~B}_{8}$ | $3 \mathrm{~B}_{9}$ |
| N | $3 \mathrm{~A}_{7}$ | $3 \mathrm{~A}_{6}$ | $3 \mathrm{~A}_{2}$ | $3 \mathrm{~B}_{2}$ | $3 \mathrm{~B}_{6}$ | $3 \mathrm{~B}_{7}$ |
| P | $3 \mathrm{~A}_{5}$ | $3 \mathrm{~A}_{4}$ | $3 \mathrm{~A}_{1}$ | $3 \mathrm{~B}_{1}$ | $3 \mathrm{~B}_{4}$ | $3 \mathrm{~B}_{5}$ |
| R | $3 \mathrm{~A}_{3}$ | $4 \mathrm{~A}_{12}$ | $4 \mathrm{~A}_{8}$ | $4 \mathrm{~B}_{8}$ | $4 \mathrm{~B}_{12}$ | $3 \mathrm{~B}_{3}$ |
| T | $4 \mathrm{~A}_{11}$ | $4 \mathrm{~A}_{10}$ | $4 \mathrm{~A}_{7}$ | $4 B_{7}$ | $4 \mathrm{~B}_{10}$ | $4 \mathrm{~B}_{11}$ |
| U | $4 \mathrm{~A}_{9}$ | $4 \mathrm{~A}_{6}$ | GND | $4 \mathrm{~B}_{1}$ | $4 \mathrm{~B}_{6}$ | $4 \mathrm{~B}_{9}$ |
| V | $4 \mathrm{~A}_{5}$ | $4 \mathrm{~A}_{4}$ | $4 \mathrm{~A}_{1}$ | $\mathrm{OE}_{4}$ | $4 \mathrm{~B}_{4}$ | $4 \mathrm{~B}_{5}$ |
| W | $4 \mathrm{~A}_{3}$ | $4 \mathrm{~A}_{2}$ | $\mathrm{OE}_{3}$ | NC | $4 \mathrm{~B}_{2}$ | $4 \mathrm{~B}_{3}$ |

Truth Tables

| Inputs |  | Inputs／Outputs |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | $\mathbf{1 A}, \mathbf{1 B}$ | $\mathbf{2 A}, \mathbf{2 B}$ |
| L | L | $1 \mathrm{~A}=1 \mathrm{~B}$ | $2 \mathrm{~A}=2 \mathrm{~B}$ |
| L | H | $1 \mathrm{~A}=1 \mathrm{~B}$ | Z |
| H | L | $Z$ | $2 A=2 B$ |
| $H$ | $H$ | $Z$ | $Z$ |


| Inputs |  | Inputs／Outputs |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathbf{3}}$ | $\overline{\mathrm{OE}}_{\mathbf{4}}$ | $3 \mathrm{~A}, 3 \mathrm{~B}$ | $4 \mathrm{~A}, 4 \mathrm{~B}$ |
| L | L | $3 \mathrm{~A}=3 \mathrm{~B}$ | $4 \mathrm{~A}=4 \mathrm{~B}$ |
| L | H | $3 \mathrm{~A}=3 \mathrm{~B}$ | Z |
| H | L | Z | $4 \mathrm{~A}=4 \mathrm{~B}$ |
| H | H | Z | Z |


| Absolute Maximum Ratings(Note 3) |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | 0.5 V to +7.0 V |
| DC Switch Voltage (V) (Note 4) | -0.5 V to +7.0 V |
| DC Input Control Pin Voltage ( $\mathrm{V}_{\text {IN }}$ ) (Note 5) | -0.5 V to +7.0 V |
| DC Input Diode Current ( $\mathrm{IIK}^{\text {) }}$ ( $\mathrm{V}_{\mathrm{IN}}<0 \mathrm{~V}$ | $-50 \mathrm{~mA}$ |
| DC Output (lout) | 128 mA |
|  | +/- 100 mA |
| Storage Temperature Range ( $\mathrm{T}_{\text {STG }}$ ) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Recommended Operating

 Conditions (Note 6)| Power Supply Operating $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Input Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ | 0 V to 5.5 V |
| Output Voltage $\left(\mathrm{V}_{\text {OUT }}\right)$ | 0 V to 5.5 V |
| Input Rise and Fall Time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ |  |
| $\quad$ Switch Control Input | $0 \mathrm{~ns} / \mathrm{V}$ to $5 \mathrm{~ns} / \mathrm{V}$ |
| Switch I/O | $0 \mathrm{~ns} / \mathrm{V}$ to DC |

Free Air Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right) \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Note 3: The "Absolute Maximum Ratings" are those values beyond which he safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum rating.
The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: $\mathrm{V}_{\mathrm{S}}$ is the voltage observed/applied at either A or B Ports across the switch.
Note 5: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.
Note 6: Unused control inputs must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 7) } \end{gathered}$ | Max |  |  |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | 4.5 |  |  | -1.2 | V | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {IH }}$ | HIGH Level Input Voltage | 4.5-5.5 | 2.0 |  |  | V |  |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage | 4.5-5.5 |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level | 4.5-5.5 | See Figure 3 |  |  | V |  |
| I | Input Leakage Current | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |
|  |  | 0 |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | OFF-STATE Leakage Current | 5.5 |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ | $0 \leq \mathrm{A}, \mathrm{B} \leq \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch On Resistance (Note 8) | 4.5 |  | 4 | 7 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=64 \mathrm{~mA}$ |
|  |  | 4.5 |  | 4 | 7 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=30 \mathrm{~mA}$ |
|  |  | 4.5 |  | 35 | 50 | $\Omega$ | $\mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=15 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | 5.5 |  |  | 1.5 | mA | $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{GND} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I}_{\mathrm{OUT}}=0 \end{aligned}$ |
|  |  |  |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{OE}_{1}=\mathrm{OE}_{2}=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}, \mathrm{I}_{\mathrm{OUT}}=0 \end{aligned}$ |
| $\triangle \mathrm{I}_{\mathrm{CC}}$ | Increase in $\mathrm{I}_{\text {cc }}$ per Input | 5.5 |  |  | 2.5 | mA | One Input at 3.4 V Other Inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |

Note 8: Measured by the voltage drop between $A$ and $B$ pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

| Symbol | Parameter | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{RU}=\mathrm{RD}=500 \Omega \\ \hline \mathrm{~V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V} \end{gathered}$ |  | Units | Conditions | Figure Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  | Min | Max |  |  |  |
| $\overline{t_{\text {PHL }}, t_{\text {PLH }}}$ | Propagation Delay Bus to Bus (Note 9) |  | 0.25 | ns | $\mathrm{V}_{1}=$ OPEN | Figures 1, 2 |
| $\overline{t_{\text {PZH }}, t_{\text {PZL }}}$ | Output Enable Time | 1.5 | 10.0 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{~V}_{\mathrm{I}}=\text { OPEN for } \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Figures 1, 2 |
| $\overline{t_{P H Z}, t_{\text {PLZ }}}$ | Output Disable Time | 1.5 | 9.0 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{~V}_{\mathrm{I}}=\text { OPEN for } \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Figures 1, 2 | Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 10)

| Symbol | Parameter | Typ | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | 3 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Input/Output Capacitance | 6 |  | pF | $\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{OE}}=5.0 \mathrm{~V}$ |

Note 10: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, Capacitance is characterized but not tested.

## AC Loading and Waveforms



Note: Input driven by $50 \Omega$ source terminated in $50 \Omega$
Note: $\mathrm{C}_{\mathrm{L}}$ includes load and stray capacitance
Note: Input PRR $=1.0 \mathrm{MHz}, \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$
FIGURE 1. AC Test Circuit


FIGURE 2. AC Waveforms


Physical Dimensions inches (millimeters) unless otherwise noted


## NOTES:

A. THIS PACKAGE CONFORMS TO JEDEC MO-205
B. ALL DIMENSIONS IN MILLIMETERS
C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
D. DRAWING CONFORMS TO ASME Y14.5M-1994

## BGA114ArevE

114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
Package Number BGA114A

## Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
